Verilog HDL syntax error at practice.v(7) near text or ; expecting )